

# LEAKAGE CURRENT CONTROLLING MECHANISM USING HIGH K DIELECTRIC + METAL GATE

Abhishek Kumar

**ABSTRACT:** In this paper we analyze the use of Metal gate and High K dielectric for future transistor. Leakage current is the main cause of transistor with SiO<sub>2</sub> dielectric, In order to control the leakage current high-K dielectric with metal gate has been reported. For the continued scaling SiO<sub>2</sub> dielectric is replaced with high-k dielectric and found that 300 times improvement in leakage current as well as 100 times improvement in ON/OFF ratio. The most promising candidate (Al<sub>2</sub>O<sub>3</sub>) has been found. Al<sub>2</sub>O<sub>3</sub> also shows the steeper Subthreshold swing curve (Faster ON-OFF switching) compared to SiO<sub>2</sub>.

**Keywords:** MOSFET, High-K Dielectric, Metal gate, Sub threshold Swing, leakage current.

## 1. INTRODUCTION

MOSFET is one of the most preferred transistors due to its unique property of scaling. Scaling allows reducing the device size by all around without affecting the performance. Silicon is the most preferred semiconductor due to silicon oxide. Silicon dioxide is the key reason that micro-electronics technology uses Si and not some other semiconductor. Si is an average semiconductor in performance, but in all other aspects SiO<sub>2</sub> is an excellent insulator. SiO<sub>2</sub> has the key advantage that it can be made from Si by thermal oxidation, whereas every other semiconductor has a poor native oxide. SiO<sub>2</sub> is amorphous, has very few electronic defects and forms an excellent interface with Si. Scaling is the unique property of MOSFET; it allows to reduce the size of the nano-scale region. Scaling enables the reduction in dimension in all aspects but scaling cannot go on forever. There is a limit of scaling beyond that the device does not incorporate unexpected results. The SiO<sub>2</sub> gate oxide has been serving as the key enabling material in scaling silicon CMOS technology. However, continued gate oxide scaling is becoming exceedingly difficult since (a) the gate oxide leakage is increasing with decreasing SiO<sub>2</sub> thickness and (b) SiO<sub>2</sub> is running out of atoms for further scaling.

Scaling of gate length and gate oxide is the most interesting scalable dimension since the last decade. This improves the control of the gate electrode over the channel, enabling both shorter channel lengths and higher performance. As the gate oxide was scaled, the gate leakage increased; this increase in gate leakage was insignificant until the 90nm technology node. At the 90nm and 65nm nodes, the scaling of the gate oxide slowed as a result of the power limitations from the increase in gate leakage. In order to overcome this at the 45nm technology node, a gate dielectric with a higher dielectric

constant (high-k) has been introduced. This enabled a >25x gate leakage reduction while scaling the gate oxide thickness (T<sub>ox</sub>) by 0.7x.

The introduction of high-k gate dielectrics has been shown to solve the transistor by several issues. The interaction by the high-k material with the existing polysilicon gates. This interaction led to high trap densities at the interface that reduced the V<sub>th</sub> of the transistor. The second was the degradation of the channel mobility in the presence of high-k dielectrics. The third issue was the poor reliability of the high-k dielectric. High-k + metal gate is a key requirement of the technology node. Replacement of SiO<sub>2</sub>, the workhorse of the industry for over 30 years, with a high-K dielectric will be required. Other changes will include use of raised source/drain, metal gate electrodes and channel engineering.

## 2. NEED OF HIGH-K DIELECTRIC

The dielectric constant k is a parameter defining the ability of material to store charge. Consequently, it also defines the capacitance C of any capacitor comprising a layer of dielectric sandwiched between two metal plates. In the figure 1 below, the size of the upper plate defines the area of the capacitor contact (A).




Figure 1: Capacitance of a Dielectric.

Where  $\epsilon_0$  is the permittivity of free space, K is the relative permittivity, A is the area and t is the SiO<sub>2</sub> thickness. K would determine the capacitance of the above structure or, in other words, it would define the extent of capacitive coupling between two conducting plates – with “high”-k dielectric

<sup>1</sup> Electronics and Communication Department, Lovely Professional University, Phagwara, Jalandhar, India, E-mail: abhishek.15393@lpu.co.in.

such coupling would be strong and with "low"- $k$  dielectric being obviously weak. In Si technology the reference is a value of  $k$  of silicon dioxide,  $\text{SiO}_2$ , which is 3.9. Dielectrics featuring  $k > 3.9$  are referred to as "high"- $k$  dielectric while dielectric featuring  $k < 3.9$  are defined as "low"- $k$  dielectrics.

The requirements of a new oxide are six-fold:

1. It must have a high enough  $K$ .
2. The oxide is in direct contact with the Si channel.
3. It must be kinetically stable.
4. It must act as an insulator.
5. It must form a good electrical interface with Si.
6. It must have few bulk electrically active defects.

In MOS transistor Current flows from source to drain when gate is at certain voltage otherwise it doesn't flow. NMOS transistors are on when gate is at high when voltage; PMOS transistors are on when gate is at when low voltage. Silicon dioxide has been used as a gate oxide material for decades. As transistors have decreased in size the thickness of the silicon dioxide gate dielectric has steadily decreased to increase the gate capacitance and drive current and device performance. As the thickness scales below 2 nm leakage currents due to tunnelling increase drastically, leading to unwieldy power consumption and reduces device reliability. Decreasing channel length lowers the threshold voltage  $V_{th}$ .

To reduce the leakage current researchers have shown that by replacing the  $\text{SiO}_2$  dielectric by a higher  $K$  dielectric value has much better result. Its ( $\text{SiO}_2$ ) only problem is that when very thin it is possible to tunnel across it. Hence we must loose these advantages of  $\text{SiO}_2$  and start to use a new high  $K$  oxide. Replacing the silicon dioxide gate dielectric with a high- $k$  material allows increased gate capacitance without the concomitant leakage effects. Physically two changes have been made; in conventional transistor (1) a polysilicon gate is used to interconnect with gate material, while a high  $K$  transistor metal gate is used to interconnect the high  $k$  dielectric. (2)  $\text{SiO}_2$  dielectric has been replaced with High  $K$  dielectric layer. This transistor have been called High  $K$ -Metal gate transistor and it is most preferred for nano scale transistor.




Figure 2: Position of High-K and Metal Gate.

According to Moore's law of scaling "the device performance in the 21st century high- $\kappa$  gate dielectrics and metal gate electrodes will be required for high-performance and low-power CMOS applications in the 45 nm node and beyond". Metal gates with "correct" work functions can be used to provide the right transistor threshold voltages, alleviate the mobility degradation problem and enable high-performance high- $\kappa$ /metal gate transistors with low gate dielectric leakages for future logic applications. High- $\kappa$  gate dielectrics and metal gates are required for the successful demonstration of high performance logic transistors on high-mobility non-silicon gate material with high ION/IOFF ratios.

With respect to other sources of leakage, gate-oxide scaling has long been considered an eventual limiter for gate oxides below  $\sim 2\text{nm}$  gate dielectric thickness. It is felt that with oxides reaching the thickness of several atoms gate leakage would rival and would surpass the transistor off-current leakage. Research on high- $K$  dielectrics for MOS transistor applications has become an area of active research. The reason for this is shown in Figure 3 [5]. It can be seen here that for the same equivalent oxide thickness (the thickness that  $\text{SiO}_2$  would have for a given capacitance value) the high- $k$  dielectric has more than four orders of magnitude less gate leakage than  $\text{SiO}_2$ .




Figure 3: Comparison of Gate Leakage Between  $\text{SiO}_2$  and High-K Dielectrics [5].

$\text{Si}_3\text{N}_4$  and  $\text{Al}_2\text{O}_3$ -based high- $\kappa$  gate dielectric materials are discussed in this paper. The choice between poly-Si or a metal as the gate electrode for the high- $\kappa$  dielectric is crucial. The combination of a high- $\kappa$  dielectric and a poly-Si gate is not suitable for high performance logic applications since the resulting high- $K$ /poly-Si transistors have high threshold voltages and degraded channel mobility. Metal gates with "correct" work functions can be used to provide the right transistor threshold voltages. For conventional planar CMOS applications on bulk silicon, a  $p^+$  metal work function is needed for the PMOS transistor while an  $n^+$  metal work function is required for the NMOS transistor in order to satisfy the correct transistor threshold voltages.

Table 1  
List of High-k Dielectric

High-K Material	K-value	Gap (eV)
Si	3.9	1.1
SiO <sub>2</sub>	3.9	9
Si <sub>3</sub> N <sub>4</sub>	7	5.3
Al <sub>2</sub> O <sub>3</sub>	9	8.8
Ta <sub>2</sub> O <sub>5</sub>	22	4.4
TiO <sub>2</sub>	80	3.5
ZrO <sub>2</sub>	25	5.8
HfO <sub>2</sub>	25	5.8

High-k dielectrics are needed in MOS gate stacks to maintain sufficiently high capacitance of the metal (gate)-dielectric-Si structure in MOS/CMOS transistors. The term high-K dielectric refers to a material with a high dielectric constant K (as compared to silicon dioxide) used in semiconductor manufacturing processes which replaces the silicon dioxide gate dielectric. Replacing the silicon dioxide gate dielectric with a high-K material allows increased gate capacitance without the concomitant leakage effects. The high-K-metal gate combination is important for enabling future high-performance and low gate leakage emerging nano transistors. The high-k + metal gate transistors exhibit excellent NMOS and PMOS short channel effects (SCE) and drain induced barrier-lowering (DIBL) due to the combination of  $T_{ox}$  scaling and the optimal work function metal gates.

### 3. RESULT AND DISCUSSION

In this section, we analyze the effect of high K dielectric on the Voltage-current characteristics and leakage current of transistor. High K dielectric shows the significance improvement in leakage current. Fig. 4 VI-characteristics of transistor at different K value at their appropriate work function. As the k value increases the curve tends to fall downward and current decreases drastically. Fig. 4 shows the VI curve of NMOS, current should flow when  $V_g > V_{th}$  ( $V_{th}$  is a positive number) but there is a small current gate voltage less than threshold voltage. In saturation region negligible current flow. At  $V_g = 0v$ ; for  $K = 3.9$   $I_d = 1e-5$  to  $K = 10$   $I_d = 1e-20$ . From the fig. 4 it is observe that for the same gate voltage the improvement in off current 300% when the K value increases from 3.9 to 10. Blue color shows line at  $V_d = 0.05v$  and red color shows at  $V_d = 1.0v$ . The curve have been drawn for 4 different dielectric value,  $k = 3.9$  (SiO<sub>2</sub>)  $k = 7$  (Si<sub>3</sub>N<sub>4</sub>)  $k = 9$  (Al<sub>2</sub>O<sub>3</sub>) and  $k = 10$ .

The fig. 5 shows the off state current curve at different k value. For the SiO<sub>2</sub> ( $K = 3.9$ ) the curve follow the straight line equation with constant slope. As the k value increases the off current falls horizontally and almost zero. With SiO<sub>2</sub> layer the off current at drain voltage 0 volts is  $0.75 \mu A$ , for the higher K value ( $K = 7, 9, 10$ ) the off current is around  $7.5$

nA (almost negligible). In SiO<sub>2</sub> layer the off current increases linearly with drain voltage while for high K dielectric off current is constant and it is independent of drain voltage. A high K dielectric shows 100 time improvement in off current.




Figure 4: VI Characteristics for K = 3.9, 7 and 9.




Figure 5: Leakage Current Curve for K = 3.9, 7 and 9.

### 4. SUB THRESHOLD SWING

Sub threshold swing is an important device characteristic in sub threshold region. The Parameter to quantify how sharply the transistor turned off by gate voltage is called sub threshold swing. Sub threshold swing is defined as the gate voltage  $V_{gs}$  needed in order to induce drain current  $I_{ds}$  change of one order of magnitude. In the sub threshold region the drain current behavior is similar to the exponentially increasing current of a forward biased diode. The plot of logarithmic drain current versus gate voltage with drain, source and bulk voltages fixed will exhibit approximately linear behavior in the MOSFET operating

regime. Its slope is the subthreshold slope. A device characterized by steeper subthreshold slope exhibits a faster transition between off (low current) and on (high current) state. Smaller the value of S better turn ON performance of the device. The subthreshold slope reciprocal value called subthreshold swing S which is usually given as

$$S_{s-th} = \ln(10) \frac{kt}{q} + \left(1 + \frac{C_d}{C_{ox}}\right)$$

$C_d$  = depletion layer capacitance.

$C_{ox}$  = gate-oxide capacitance.

The typical value of Sub threshold swing at room temperature is 70mV/dec. Fig. 6 shows the subthreshold Swing for different k value. For K 3.9 and 9 the curve is steeper while for k = 7 the curve is almost horizontal. A steeper sub threshold swing curve gives minimum leakage current, so we can analyze that leakage current is minimum for Al<sub>2</sub>O<sub>3</sub> (k = 9) and it best suited dielectric for nano transistor.




Figure 6: Subthreshold Swing for K = 3.9, 7 and 9.

— K=3.9 — K=7 — K=9

## 5. CONCLUSION

For both future silicon and emerging non-silicon nanoelectronic transistors leakage current and off state current is most limiting factor. To achieve higher performance changes have been made architecture level, replacement of SiO<sub>2</sub> dielectric with high-K dielectric and use of metal gate instead of poly gate. The use of a high-κ gate dielectric between the metal gate and the III-V device layers will eliminate such leakage and potentially improve the ION /IOFF ratio. The simulation result shows the Improvement in leakage current is 300 times and off state current 100 times. Subthreshold which determine the speed of ON-OFF state switching, has been illustrated for different K-value, Al<sub>2</sub>O<sub>3</sub> has been found that faster switching speed. For future scaling the transistor architecture must includes high-K dielectrics if gate capacitance scaling is to continue down to 10nm gate lengths.

## REFERENCES

- [1] J. Robertson, "High Dielectric Constant, "The European Physical Journal of Applied Physics", 28, pp. 265-291 (2004).
- [2] R Jerzy Ruzyllo, Penn State University., "High-k Dielectric? Low-k Dielectric?", Semiconductor Notes, Note No. 1, posted April 15, 2003.
- [3] <http://www.pctechguide.com/cpu-architecture/illustrated-guide-to-high-k-dielectrics-and-metal-gate-electrodes>
- [4] Intel's High High-k/Metal Gate Announcement November 4th, 2003 [www.intel.com/technology/silicon/high-k.htm](http://www.intel.com/technology/silicon/high-k.htm)
- [5] Brian Doyle et. al., "Transistor Elements for 30nm Physical Gate Lengths and Beyond", Intel® Technology Journal, 6 Issue 02, pp. 42-54.