

CDTA Based Analog Multiplier

Anwar Ahmad^{*1}, Sanjiv Kumar Gupta², Mayank Kumar² and Ravendra Singh²

^{*1}D/o ECE, F/o Engineering and Technology, JMI, New Delhi, India

²D/o ECE, Galgotias University, Greater Noida, India

^{*1} Corresponding author: aahmad4@jmi.ac.in

Abstract— A CDTA (current differencing transconductance amplifier) based analog multiplier has been proposed with no usage of the passive components however three MOS transistors have been connected externally. Some of its main features include a low working voltage and suitable for integration operations with no externally connected passive component. The proposed work has been verified on 0.18um technology and the performance simulation results have been shown.

Keywords—CDTA, Active Building Block, FVF, Multiplier etc.

I. INTRODUCTION



Even though the world has been digitized to a good extent however the natural signals are analog in nature. In order to make the devices area efficient and portable it become necessary to lower the operating voltages so that the battery lasts for a longer time thus there is a need for development of low voltage analog signal processing blocks. Although in the recent years a large number of ABB (Active Building Blocks) were proposed for analog signal processing, still there is a scope for development of new active elements that have better advantages to offer. This work focuses on current mode CDTA and its application as an analog multiplier.

CDTA is an active building block that has a large operating range of frequency due to its current mode operation [1-2]. With CDTA as a basic building block it is possible to design a circuit with few or no use of passive components than its other counterparts like CDBA (Current Differencing Transconductance Amplifier). Also it is a five terminal device hence a circuit requires less number of blocks and thus making the structure overall area efficient. The simulation results of CDTA have been obtained in PSPICE and to make a good use of its advantages a multiplier has been also verified that operates at a low voltage of 0.6v shown in Section III.

II. CDTA

Current differencing transconductance amplifier is a five terminal current mode class of active block that has a wide range of features and can be employed in designing of analog signal processing circuits especially filters. CDTA is considerably free off input parasitic resistances and capacitances and due to its current mode operation it has a wide operating frequency range [3]. Various current mode and voltage mode circuits have already been developed by various researchers particularly in the area of frequency filtering that include biquad circuits, higher order filters, all pass sections

[4-6], gyrators, grounded and floating inductors and ladder structures [7-8]. A large number of signal generating blocks were developed that include high frequency oscillators [9-10], precise wave rectifiers, Schmitt trigger etc.



(b)

$$\begin{bmatrix} I_Z \\ I_{X+} \\ I_{X-} \\ V_P \\ V_N \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 1 & -1 \\ gm & 0 & 0 & 0 & 0 \\ -gm & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \end{bmatrix} \begin{bmatrix} V_Z \\ V_{X+} \\ V_{X-} \\ I_P \\ I_N \end{bmatrix}$$

(c)

Fig. 1: (a) Block diagram of CDTA, (b) Ideal Model of CDTA, (c) Functional matrix of CDTA

A) BASIC OPERATION of CDTA

The schematic symbol of CDTA is shown in figure 1. It consists of a pair of current input terminals p and n with low impedance and z as an auxiliary terminal in which the amount

of current is the difference of the two input currents. The output currents are equal in magnitude but flow in opposite direction and are equal to the product of the g_m of the dual output OTA and voltage at terminal z. Hence the CDTA characteristic equations are defined as follows:

$$\begin{aligned} V_p &= V_n = 0, \\ I_z &= I_p - I_n, \\ I_x &+ = g_m \cdot V_z, \\ I_x &- = -g_m \cdot V_z. \end{aligned}$$

Where $V_z = I_z \cdot Z_z$ and Z_z is an external impedance connected at z terminal.




Fig. 2 : CMOS realization of CDTA

The MOSFET configuration of CDTA is shown in figure 2 as given in [12]. The input stage of the CDTA is constructed by transistors M1 to M10. Flipped voltage followers (FVF) have been used in the current mirrors. The advantage of using FVF is that it provides a low input resistance. The resistance of terminals p and n used as the output resistance of FVF. M2, M3 M8 and M9 constitute the FVF transistors. The resistance of input terminals of CDTA and output resistance of FVF is of the order of tens of ohms.

The aspect ratios of all the MOSFET's used in designing of CDTA are mentioned in table 1.1. it is quite evident from the table that the length of the transistors used in current mirrors is kept large than rest of other transistors in order to counter the channel length modulation effect which causes a DC offset at the input stage.

M1=3.6μ/1.8μ	M9=3.6μ/1.8μ
M2=3.6μ/1.8μ	M10=4μ/1.4μ
M3=3.6μ/1.8μ	M11=10μ/0.7μ
M4=3.6μ/1.8μ	M12=4μ/1.4μ
M5=3.6μ/1.8μ	M13=10μ/0.7μ

M6=3.6μ/1.8μ	M14=4μ/1.4μ
M7=3.6μ/1.8μ	M15=10μ/0.7μ
M8=3.6μ/1.8μ	M16=4μ/1.4μ

Table 1.1: Aspects of Transistors




Fig. 3: Variation of z terminal current w.r.t input current

It can be observed from figure 3 that after a DC current of 56μA the current remains constant and its value can be easily increased by enhancing the bias currents of current mirror transistors. This increase in bias current certainly also increases the total power dissipation.




Fig. 4: Variation of n terminal current Vs Frequency




Fig. 5: Variation of p terminal current Vs Frequency

Supply Voltage	±0.6v
Bias Current	56µA
Technology	0.18µ MOSIS
Power Consumption	0.37mW
Transconductance	210µA/V
Biasing Voltages	Vb1=0.9v
Input Offset Current	0.4µA

TABLE SUMMARY OF SIMULATION RESULTS

III. PROPOSED WORK

In modulation, measurement and instrumentation and control systems analog multipliers are used extensively [4-16]. Many techniques to implement multipliers are available in literatures such as multiplier based on translinear property of BJT [17] and square law property of CMOS circuits [18], using switched capacitor (SC) and four quadrant multiplier using CDBA [19]. In biomedical equipments CDTA based precision rectifiers are employed. In this section a new multiplier using single CDTA and three MOSFETS have been proposed. This analog multiplier circuit performs the multiplication of two bipolar signals V_x and V_y in real-time and produces an output $V_o = k(V_x, V_y)$. The differential nature of CDTA due to current differencing unit makes it suitable for analog signal processing applications that demand high bandwidth, high speed and a simple implementation.




Fig.6: Analog Multiplier

In the configuration shown in figure 6 MOSFETS M17 and M18 are matched pairs, M17 and M18 work in the linear region while the latter work in saturation region. The drain current of a simple MOS transistor is given by the equation is given by:

$$I_d = \mu \cdot c_{ox} \cdot (w/l) \cdot (V_{gs} - V_t - V_{ds}/2) \cdot V_{ds} \quad \dots\dots(1)$$

Where $V_t \leq V_{gs} - V_{ds}$, $V_{gs} > V_t$ for n channel MOSFET, V_t is the threshold voltage of the MOSFET while μ , C_{ox} , w , l stand for carrier mobility, oxide layer capacitance, width of the transistor and length of the transistor respectively [14]. In this figure V_x and V_y are the time varying voltage signals while V_x is the bias voltage and CDTA keeps the sources of the two MOSFETS (M17 & M18) virtually grounded. Here the output currents are obtained from the drain current equation (1) where:

$$V_{gs} = VX + V_x \text{ and } V_{ds} = V_y, \text{ with}$$

$$KM17 = KM18 = K,$$

$$I_p = K (VX + V_x - V_t - V_y/2) \cdot V_y$$

$$I_n = K (VX - V_x - V_t - V_y/2) \cdot V_y$$

The z terminal provides the difference of the two currents as:

$$I_z = I_p - I_n = 2K \cdot V_x \cdot V_y$$

Hence output voltage,

$$V_o = I_z \cdot Z$$

Where z is transconductance (gm) of the transistor M19.

$$\text{So } V_o = 2K \cdot V_x \cdot V_y \cdot g_m$$

IV. SIMULATION RESULTS AND DISCUSSION

The above theoretically verified analog multiplier is designed and verified using PSPICE and model parameters of 1.8u provided by MOSIS. The CDTA used in this design has been realized with CMOS technology is already given in section 2. M18 and M 18 are selected to be identical NMOS transistors with 5u/5u and MOS M19 resistance is designed using NMOS

with aspect ratio of $10.8u/72u$. The power supply is $V_{DD} = -V_{SS} = 0.6V$. A 10kHz voltage signal V_y with 1.2Vp-p amplitude is multiplied by 1kHz V_x with 1.2Vp-p amplitude.

The simulation results obtained in fig 7 and fig 8 have been found quiet close to the theoretical results. The discrepancies in the deviated behavior are due to non-zero input resistances, non-linearities of MOS transistors and parasitic capacitances and z terminal. However these effects can be minimized by modifying the aspect ratios of the transistors.




Fig. 7 1 kHz voltage signal V_x 1.2 Vp-p amplitude




Fig.8- Resulting multiplication signal of Analog multiplier

V. CONCLUSION

A CDTA based analog multiplier is proposed and simulations results are obtained using PSPICE. The multiplier consists of a single CDTA and three externally connected MOS transistors and provides single ended voltage. Compared to operational amplifier where resistors along with two squaring circuits are employed to do the multiplication operation CDTA proves to be a better choice to be used as a multiplier. The multiplication factor is controlled by K .

VI. REFERENCES

- [1] TOUMAZOU, C., LIDGEY, F. J., HAIGH, D. G. Analogue IC design: the current-mode approach, London: Peter Peregrinus Ltd., 1990, 646 pages.
- [2] HANSPETER SCHNIND- "why the terms current mode and voltage mode neither divide nor qualify circuits", IEEE 2002.
- [3] BIOLEK, D. CDTA – "building block for current-mode analog signal processing, In Proceedings of the 16th European Conference on Circuit Theory and Design - ECCTD'03, Krakow, Poland, 2003, pp. 397-400.
- [4] Uygur, A. and Kuntman, H., "Novel current-mode biquad using a current differencing transconductance amplifier," Proceedings of Applied Electronics 2005, pp. 349-352, Pilsen, Czech Republic, September 2005.
- [5] Biolek, D., Biolkova, V., "Tunable ladder CDTA-based filters," 4th Multiconference WSEAS, Tenerife, Spain, 2003.
- [6] Uygur, A. Kuntman H. and Zeki, A. "Multi-input multi-output CDTA-based KHN filter," Proc. of ELECO 2005: The 4th International Conference on Electrical and Electronics, pp.46-50, December 2005, Bursa, Turkey.
- [7] Dinesh PRASAD, D.R. BHASKAR, A.K, SINGH, "New Grounded and Floating Simulated Inductance Circuits using CDTA," RADIO ENGINEERING, VOL 19, NO. 1, APR 2010.
- [8] Dalibor Biolek, Viera Biolková, "Current-Mode CDTA-Based Comparators," Brno University of Technology and University of Defence.
- [9] Abhirup Lahiri, "Novel voltage/current-mode quadrature oscillator using CDTA", Analog Integr Circ Sig Process (2009) 61:199-203.
- [10] DINESH PRASAD, D.R. BHASKAR and A.K. SINGH, "Realization of Single-Resistance-Controlled Sinusoidal Oscillator: A new application of the CDTA", WSEAS TRANSACTIONS on ELECTRONICS.
- [11] Winai JAIKLA, Montree SIRIPRUCHYANUN, Josef BAJER, Dalibor BIOLEK, "A Simple Current-Mode Quadrature Oscillator Using Single CDTA," RADIOENGINEERING, VOL. 17, NO. 4, DECEMBER 2008.
- [12] A. UYGUR, H.KUNTMAN, "Low-Voltage CDTA in a Novel Allpass configuration", IEEE MELECON 2006.
- [13] Carvajal, R.G. et al. "The flipped voltage follower: a useful cell for low-voltage low-power circuit design", IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, Regular Papers Vol. 52, Issue 7, July 2005 pp.1276 - 1291.
- [14] D. M. W. Leenaerts, G. H. M. Joordens, and J. A. Hegt, "A 3.3V 625kHz switched-current multiplier," IEEE J. Solid-State Circuits, vol. 31, pp. 1340-1343, Sept. 1996.
- [15] M. A. Abou El-Atta, M. A. Abou El-Ela, and M. K. El Said, "Four-quadrant current multiplier and its application as a phase detector," Proceedings of the Nineteenth National Radio Science Conference (NRSC 2002), pp. 502-508, March 2002.
- [16] H. Wasaki, Y. Horio, and S. Nakamura, "Current multiplier/divider circuit," Electronics Letters, vol. 27, no. 6, pp. 504-506, March 1991.
- [17] B. Gilbert, "A precise four quadrant multiplier with subnanosecond response," IEEE J. Solid-State Circuits, vol. SC-3, no. 4, pp. 365-375, Dec., 1968.
- [18] J. S. Pena-Finol, and J. A. Connelly, "A MOS four-quadrant analog multiplier using the quarter-square technique," IEE J. Solid-State Circuits, vol. SC-22, pp. 1064-1073, Dec. 1987.
- [19] ALI U' MIT KESKIN, A Four Quadrant Analog Multiplier Employing Single CDBA, Analog Integrated Circuits and Signal Processing, 40, 99-101, 2004 ©2004 Kluwer Academic Publishers. Manufactured in The Netherlands.